

Fig. 1a







Fig. 1b



**Fig. 2a**



**Fig. 2b**



**Fig. 2c**






Fig. 3


**Fig. 4**




416 TWO STAGE SYNTHESIS FILTER



417 SINGLE STAGE SYNTHESIS FILTER




417' SINGLE STAGE SYNTHESIS FILTER



435  
Synthesis  
Receiver  
Control  
and  
Demodulation  
Processor

Fig. 5






Fig. 7

## 610 DF PROCESSOR




Fig. 8a

## 610 DF PROCESSOR




Fig. 8b

## 610 DF PROCESSOR




Fig. 8C

## 690 BEAMFORMER PROCESSOR






Fig. 8d

**Fig. 9a**



**Fig. 9b**






Fig. 10a




Fig. 10b




Fig. 10c

5  
10  
20  
70  
30  
70  
40  
83  
82  
81  
80




Fig. 11a




Fig. 11b




Fig. 11c

Digital Data  
Recording Means




Fig. 11d




Fig. 11e